Percorrer por autor Goes, J.

Índice: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
ou inserir as letras iniciais:  
Mostrar resultados 1-12 de 12.
DataTítuloAutor(es)TipoAcesso
Mar-2008A CMOS variable width short-pulse generator circuit for UWB RADAR applicationsGoes, J.; Paulino, N.; Steiger-Garção, A.workingPaperopenAccess
Ago-2008Design and testing of a radiation hardened 13-bit 80 MS/s pipeline ADC implemented in a 90nm standard CMOS processGoes, J.; Paulino, N.; Vaz, B.; Rodrigues, M.; Faria, P.; Monteiro, R.; Penetra, N.; Domingues, T.workingPaperopenAccess
Set-2002Digital-domain self-calibration technique for video-rate pipeline A/D converters using Gaussian white noiseOrtigueira, M.D.; Goes, J.; Paulino, N.articleopenAccess
2003Efficient digital self-calibration of video-rate pipeline ADCs using white gaussian noiseOrtigueira, M.D.; Unterweissacher, M.; Goes, J.; Paulino, N.; Evans, G.conferenceObjectopenAccess
Abr-2008Low-power 6-bit 1-GS/s two-channel pipeline ADC with open-loop amplification using amplifiers with local-feedbackGoes, J.; Paulino, N.; Galhardo, A.workingPaperopenAccess
2003Low-voltage low-power CMOS analogue circuits for Gaussian and uniform noise generationEvans, G.; Goes, J.; Garção, A. Steiger; Ortigueira, M.D.; Paulino, N.; Lopes, J. SousaotheropenAccess
Ago-2008Multi-bit sigma-delta modulators with enhanced dynamic-range using non-linear DAC for hearing aidsGoes, J.; Paulino, N.; Custódio, J. R.conferenceObjectopenAccess
Mai-2008A multiplying-by-two CMOS amplifier for high-speed ADCs based on parametric amplificationGoes, J.; Oliveira, J. P.; Paulino, N.; Fernandes, J.; Paisana, J.conferenceObjectopenAccess
Ago-2008New low-power 1.5-bit time-interleaved MDAC based on MOS capacitor amplificationGoes, J.; Oliveira, J. P.; Paulino, N.; Fernandes, J.; Paisana, J.conferenceObjectopenAccess
Mar-2008New simple digital self-calibration technique for pipeline ADCs using the internal thermal noiseGoes, J.; Paulino, N.; Evans, G.; Figueiredo, M.workingPaperopenAccess
Abr-2008Optimization of multi-stage amplifiers in deep-submicron CMOS using a distributed/parallel genetic algorithmGoes, J.; Santos-Tavares, R.; Paulino, N.; Higino, J.; Oliveira, J. P.workingPaperopenAccess
Mar-2008Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDACGoes, J.; Esperança, B.; Tavares, R.; Galhardo, A.; Paulino, N.; Silva, M. MadeirosworkingPaperopenAccess