Please use this identifier to cite or link to this item:
Title: A multiplying-by-two CMOS amplifier for high-speed ADCs based on parametric amplification
Author: Goes, J.
Oliveira, J. P.
Paulino, N.
Fernandes, J.
Paisana, J.
Keywords: Parametric amplification
Analog-to-digital converter
Multiplying-by-two amplifier
Issue Date: May-2008
Publisher: Department of Microelectronics & Computer Science, Technical University of Lodz
Abstract: In this paper a new structure for a multiplying-by-two amplifier is proposed. It is implemented by switching MOS capacitors with floating sources from inversion into depletion dropping the capacitance values in the amplification phase. Low-power is achieved since no operational amplifiers are required but, instead, simple sourcefollowers are used to provide the required isolation. Simulation results show that linearity levels better than 60dB and gain accuracies of better than 1.6% are achieved making this circuit well suited to be used in ultra low-power highspeed 6-to-8 bits pipeline or multi-stage algorithmic ADCs.
Description: 15th International Conference on Mixed Design of Integrated Circuits and Systems, pp. 177 – 180, Poznan, Polónia
Appears in Collections:FCT: DEE - Documentos de conferências internacionais

Files in This Item:
File Description SizeFormat 
Goes_2008.pdf131,93 kBAdobe PDFView/Open

FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.