A multiplying-by-two CMOS amplifier for high-speed ADCs based on parametric amplification

Goes, J.; Oliveira, J. P.; Paulino, N.; Fernandes, J.; Paisana, J.

http://hdl.handle.net/10362/4060

Utilize este identificador para referenciar este registo.

Nome:	Descrição:	Tamanho:	Formato:
Goes_2008.pdf		131.93 KB	Adobe PDF	Ver/Abrir

Contacte-nos

Autores

Resumo(s)

In this paper a new structure for a multiplying-by-two amplifier is proposed. It is implemented by switching MOS capacitors with floating sources from inversion into depletion dropping the capacitance values in the amplification phase. Low-power is achieved since no operational amplifiers are required but, instead, simple sourcefollowers are used to provide the required isolation. Simulation results show that linearity levels better than 60dB and gain accuracies of better than 1.6% are achieved making this circuit well suited to be used in ultra low-power highspeed 6-to-8 bits pipeline or multi-stage algorithmic ADCs.

Descrição

15th International Conference on Mixed Design of Integrated Circuits and Systems, pp. 177 – 180, Poznan, Polónia

Palavras-chave

Parametric amplification High-speed Low-power Analog-to-digital converter Multiplying-by-two amplifier

URI

http://hdl.handle.net/10362/4060

Editora

Department of Microelectronics & Computer Science, Technical University of Lodz

Coleções

FCT: DEE - Documentos de conferências internacionais

Ver registo completo