Publicação
FPGA in image processing supported by IOPT-Flow
| datacite.subject.fos | Engenharia e Tecnologia::Engenharia Eletrotécnica, Eletrónica e Informática | pt_PT |
| dc.contributor.advisor | Moutinho, Filipe | |
| dc.contributor.advisor | Rebelo, Rogério | |
| dc.contributor.author | Carrasqueira, Tiago Miguel Saraiva | |
| dc.date.accessioned | 2020-03-03T09:34:57Z | |
| dc.date.available | 2020-03-03T09:34:57Z | |
| dc.date.issued | 2019-07 | |
| dc.date.submitted | 2019 | |
| dc.description.abstract | Image processing is widely used in the most diverse industries. One of the tools widely used to perform image processing is the OpenCV library. Although the implementation of image processing algorithms can be made in software, it is also possible to implement image processing algorithms in hardware. In some cases, the execution time can be smaller than the execution time achieved in software. This work main goal is to evaluate the use of VHDL, DS-Pnets, and IOPT-Flow to develop image processing systems in hardware, in FPGA-based platforms. To enable it, a validation platform was developed. A set of image processing algorithms were specified, during this work, in VHDL and/or in DS-Pnets. These were validated using the IOPT-Flow validation tool and/or the Xilinx ISE Simulator. The automatic VHDL code generator from IOPT-Flow framework was used to translate DS-Pnet models into the implementation code. The FPGA-based implementations were compared with software implementations, supported by the OpenCV library. The created DS-Pnet models were added into a folder of the IOPT-Flow editor, to create an image processing library. It was possible to conclude that the DS-Pnets and their associated tools, IOPT-Flow tools, support the development of image processing systems. These tools, which simplify the development of image processing systems, are available online at http://gres.uninova.pt/iopt-flow/. | pt_PT |
| dc.identifier.uri | http://hdl.handle.net/10362/93698 | |
| dc.language.iso | eng | pt_PT |
| dc.subject | Field Programmable Gate Array (FPGA) | pt_PT |
| dc.subject | VHDL | pt_PT |
| dc.subject | Input Output Place Transition Flow (IOPT-Flow) | pt_PT |
| dc.subject | Image Processing | pt_PT |
| dc.subject | DS-Pnets | pt_PT |
| dc.subject | OpenCV | pt_PT |
| dc.title | FPGA in image processing supported by IOPT-Flow | pt_PT |
| dc.type | master thesis | |
| dspace.entity.type | Publication | |
| rcaap.rights | openAccess | pt_PT |
| rcaap.type | masterThesis | pt_PT |
| thesis.degree.name | Mestre em Engenharia Eletrotécnica e de Computadores | pt_PT |