Publicação
Design of sigma-delta modulators for analog-to-digital conversion intensively using passive circuits
| datacite.subject.fos | Engenharia e Tecnologia::Engenharia Eletrotécnica, Eletrónica e Informática | pt_PT |
| dc.contributor.advisor | Paulino, Nuno | |
| dc.contributor.advisor | Goes, João | |
| dc.contributor.author | Nowacki, Błażej | |
| dc.date.accessioned | 2016-07-19T10:21:12Z | |
| dc.date.available | 2017-07-01T00:30:14Z | |
| dc.date.issued | 2016-05 | |
| dc.date.submitted | 2016-07 | |
| dc.description.abstract | This thesis presents the analysis, design implementation and experimental evaluation of passiveactive discrete-time and continuous-time Sigma-Delta (ΣΔ) modulators (ΣΔMs) analog-todigital converters (ADCs). Two prototype circuits were manufactured. The first one, a discrete-time 2nd-order ΣΔM, was designed in a 130 nm CMOS technology. This prototype confirmed the validity of the ultra incomplete settling (UIS) concept used for implementing the passive integrators. This circuit, clocked at 100 MHz and consuming 298 μW, achieves DR/SNR/SNDR of 78.2/73.9/72.8 dB, respectively, for a signal bandwidth of 300 kHz. This results in a Walden FoMW of 139.3 fJ/conv.-step and Schreier FoMS of 168 dB. The final prototype circuit is a highly area and power efficient ΣΔM using a combination of a cascaded topology, a continuous-time RC loop filter and switched-capacitor feedback paths. The modulator requires only two low gain stages that are based on differential pairs. A systematic design methodology based on genetic algorithm, was used, which allowed decreasing the circuit’s sensitivity to the circuit components’ variations. This continuous-time, 2-1 MASH ΣΔM has been designed in a 65 nm CMOS technology and it occupies an area of just 0.027 mm2. Measurement results show that this modulator achieves a peak SNR/SNDR of 76/72.2 dB and DR of 77dB for an input signal bandwidth of 10 MHz, while dissipating 1.57 mW from a 1 V power supply voltage. The ΣΔM achieves a Walden FoMW of 23.6 fJ/level and a Schreier FoMS of 175 dB. The innovations proposed in this circuit result, both, in the reduction of the power consumption and of the chip size. To the best of the author’s knowledge the circuit achieves the lowest Walden FOMW for ΣΔMs operating at signal bandwidth from 5 MHz to 50 MHz reported to date. | pt_PT |
| dc.identifier.tid | 101415826 | |
| dc.identifier.uri | http://hdl.handle.net/10362/18507 | |
| dc.language.iso | eng | pt_PT |
| dc.relation | DISRUPTIVE - EXCL/EEI-ELC/0261/2012 | pt_PT |
| dc.relation | PEST - UID-EEA/EEI/00066/2013 | pt_PT |
| dc.relation | SFRH / BD / 71313 / 2010 | pt_PT |
| dc.title | Design of sigma-delta modulators for analog-to-digital conversion intensively using passive circuits | pt_PT |
| dc.type | doctoral thesis | |
| dspace.entity.type | Publication | |
| rcaap.rights | embargoedAccess | pt_PT |
| rcaap.type | doctoralThesis | pt_PT |
| thesis.degree.name | Doutoramento em Engenharia Electrotécnica e de Computadores | pt_PT |