DSpace UNL

RUN >
Faculdade de Ciências e Tecnologia (FCT) >
FCT Departamentos >
FCT: Departamento de Engenharia Electrotécnica >
FCT: DEE - Documentos de conferências internacionais >

Please use this identifier to cite or link to this item: http://hdl.handle.net/10362/4062

Title: Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC based on a mismatch-insensitive MDAC
Authors: Goes, J.
Esperança, B.
Tavares, R.
Galhardo, A.
Paulino, N.
Silva, M. Madeiros
Issue Date: Mar-2008
Publisher: IEEE
Abstract: This paper presents a 14-bit 1.5 MSample/s two-stage algorithmic ADC with a power-and-area efficiency better than 0.5 pJmm2 per conversion. This competes with the most efficient architectures available today namely, ΣΔ and self-calibrated pipeline. The 2 stages of the ADC are based on a new 1.5-bit mismatch-insensitive MDAC and simulations demonstrate that a THD of –79 dB and an ENOB better than 12 bits can be reached without self-calibration.
Description: IEEE International Symposium on Circuits and Systems, pp. 220 – 223, Seattle, EUA
URI: http://hdl.handle.net/10362/4062
Appears in Collections:FCT: DEE - Documentos de conferências internacionais

Files in This Item:

File Description SizeFormat
Goes_2008.pdf286.62 kBAdobe PDFView/Open
Statistics
View Statistics
FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpaceOrkut
Formato BibTex mendeley Endnote Logotipo do DeGóis 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Universidade Nova de Lisboa  - Statistics  - Feedback
Estamos no RCAAP Governo Português separator Ministério da Educação e Ciência   Fundação para a Ciência e a Tecnologia

Financiado por:

POS_C UE