Please use this identifier to cite or link to this item:
Title: Optimization of multi-stage amplifiers in deep-submicron CMOS using a distributed/parallel genetic algorithm
Authors: Goes, J.
Santos-Tavares, R.
Paulino, N.
Higino, J.
Oliveira, J. P.
Issue Date: Apr-2008
Publisher: IEEE
Abstract: This paper presents a framework for time-domain optimization of amplifiers employing a parallel genetic algorithm based on a message passing interface. This methodology achieves a considerable reduction in the optimization time (up to 19 times faster than a serial implementation). Increasing the processing capacity allows searching within a larger design space using complex transistors models, yielding more accurate results. The optimization, based on transient simulations, is possible due to the integration of a genetic algorithm optimizer together with the open-source simulator NGSPICE source-code.
Description: IEEE International Symposium on Circuits and Systems, pp. 724 – 727, Seattle, EUA
Appears in Collections:FCT: DEE - Documentos de conferências internacionais

Files in This Item:
File Description SizeFormat 
Goes_2008.pdf222,07 kBAdobe PDFView/Open

FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote Degois 

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.